Abstract-Travelling-wave and time-domain-based protection functions provide significant response time improvements over conventional phasor-based protection functions in power systems. These types of protection functions require very high sampling rates in the order of several hundreds of kHz. This paper proposes a novel centralized substation protection architecture (CPC) based on distributed signal processing units (DSPU) that enables the deployment of these high sampling rate applications in digital substations utilizing an Ethernet-based process-level network. The design of the DSPU is elaborated, and its signal processing algorithms are discussed. Moreover, the performance of the DSPU is analysed through dynamic tests and verified through a numerical electromagnetic transient simulation.
NOMENCLATURE x(t)
Continuous-time function, t ∈ R.
x[n]
Discrete-time quantized sequence, n ∈ Z. Overlap of discrete STFT window. P H Cycle time of harmonic module.
I. INTRODUCTION
Digital signal processing (DSP) plays a vital role in power system protection for extracting different features of the voltage and current signals such as the fundamental phasor components, RMS values or the 2 nd to 5 th harmonic components. The importance of DSP in protection systems will increase due to power system phenomena such as increased magnitudes of harmonics and interharmonics [1] , in particular subharmonics, as well as reduced system inertia and reduced short circuit ratio (SCR) [2] . These phenomena are mainly caused by an increasing number of inverter-connected generation and other non-linear loads. Travelling waves along transmission lines are fault induced signals and therefore provide a promising solution for protection systems in low SCR power systems. In [3] a transient based protection scheme is tested based on a sampling rate of 80 samples per cycle as suggested in IEC 61850-9-2LE. Nevertheless, higher sampling rates are required for travelling-wave based differential protection schemes. In [4] a sampling rate of 1 MHz is proposed. These high sampling rates impose particular challenges for digital substations utilising an Ethernet-based process-level network and having a high degree of functional integration on a single platform consisting of computing hardware and execution environment. This type of architecture is referred to as centralized substation protection and control (CPC) as specified in [5] and is expected to foster new centralized functions such as dynamic state estimation-based protection schemes [6] at the substation level. Most of the proposed CPC architectures use merging units (MUs) to publish sampled values (SV) of the current and voltage signals on the process bus as in [7] and in [8] , while the digital signal processing (DSP) algorithms and protection logic are executed on the centralized platform. This approach has two drawbacks. Firstly, publishing the signals with high sampling rates increases the communication burden significantly. Maximum latency and high bandwidth requirements decrease the size of process-level networks based on highavailability seamless redundancy (HSR) as indicated in [9] . Secondly, all the computationally expensive DSP algorithms, such as finite impulse response (FIR) lowpass (LP) filter, shorttime fourier transform (STFT), and discrete wavelet transform (DWT), are executed on the centralized platform, which leads to high computational requirements in order to execute the protection functions in real-time. In order to mitigate the first challenge of a high communication burden, [10] proposes to implement the travelling wave feature extraction, such as polarity and magnitude, on the MU and then publish the results on the process bus. The IEEE standard about "Recommended Practice for Signal Treatment Applied to Smart Transducer" indicates that signals will be entirely processed at the point of measurement in the future [11] . This recommendation is picked up by [12] and is applied to the application of power system protection in substations. The paper [12] proposes to integrate all the required DSP algorithms of the protection function in a dedicated device termed a distributed signal processing unit (DSPU), which publishes the results of the DSP algorithms on the process bus instead of raw samples. Thus the high communication burden as well as high computational burden of the centralized platform can be lowered and a scalable CPC architecture can be obtained.
A. Scope of the Paper
This paper builds on the CPC architecture proposed in [12] and modifies it in order to emphasise the importance of having a DSPU for each protection object such as transformer, transmission line or power system bus. Furthermore, this paper discusses the design of the different DSP algorithms required for transmission line protection.
B. Outline of the Paper
The reminder of this paper is structured as follows. In Sec. II the requirements for digital substations are stated and the novel CPC architecture is described. Then in Sec. III the design and structure of the transmission line DSPU and its DSP algorithms are elaborated. Furthermore, Sec. III discusses in detail the multirate filter bank and the discrete STFT utilised in the transmission line DSPU. In Sec. IV the functional performance of the multirate filter bank and discrete STFT is evaluated through different dynamic tests as well as through an electromagnetic transient (EMT) simulation. Lastly, Sec. V concludes the paper and proposes future work.
II. SUBSTATION AUTOMATION ARCHITECTURES
This section discusses the requirements that have been considered in this paper during the design of the DSPU. Then the novel CPC architecture based on DSPUs is described.
A. Requirements for Protection Systems in Substations
The two parts of IEC standards 61850-5 and 61869-9 comprise the communication requirements for protection functions and the requirements for digital interfaces of instrument transformers, respectively. Moreover, the IEEE standard 37.118 for Synchrophasor Measurements for Power Systems has been considered. Nonetheless, it should be mentioned that the main application of IEEE 37.118 is power system operation and [16] analysis and not power system protection in substations. Tab. I summarises the requirements that are of major concern for CPC architectures.
B. Proposed CPC Architecture based on DSPU
The proposed CPC architecture suggests to use a dedicated DSPU per protection object at the process level, which contains the DSP algorithms required by the corresponding protection functions, such as distance, differential or overcurrent protection based on phasor, time-domain or travelling-wave quantities. The protection object is defined by its respective protection zone with the current transformers (CTs) acting as boundaries [17] . This paper has modified the CPC architecture proposed in [12] and emphasises the importance of having a DSPU for each protection object such as transformer or power system bus. This modification is required, since some of the protection functions are partly based on the differential current samples instead of pre-processed phasor-domain quantities. The DSPU uses the three-phase secondary current and voltage signals as input and publishes the results of the DSP algorithms on an HSR closed-loop network at a synchronised publishing rate. Synchronisation is achieved through the precision time protocol (PTP) utilising the power utility profile and hardware timestamping to obtain an accuracy of below 1 µs. Since the publishing rate is independent of the sampling rate, the communication load is reduced in case of high sampling rate protection applications. The DSP results are encoded using the common data classes (CDC) defined in IEC 61850-7-3 and are published by the Generic Object-Oriented Substation Event (GOOSE) application layer protocol configured with a fixed and synchronised publishing rate of 1 ms, similar to [18] for wide-area networks (WAN). Furthermore, the entire protection function logic of the substation is integrated on a centralized platform, as shown in Fig. 1 , and executed with a cycle time of 1 ms or slower. It can be seen from Fig. 1 that the proposed CPC architecture might lead to increased copper cabling in comparison to the MU approach. This is caused by the fact that the DSPU for transformer protection and system bus protection uses current and voltage signals from multiple bays, whereas the MU uses only measurements from its respective bay. Nevertheless, this drawback is expected to be overcome through the increased technical readiness and deployment of optical instrument transformers [19] and Rogowski Coils [20] . 
A. Signal Processing Structure of the DSPU
The different protection functions deployed in the power system can be clustered according to the required frequency spectrum of their input signals, namely phasor based, timedomain based and travelling-wave based. Most of the currently deployed protection functions are phasor based, which means that the fundamental component is of major importance as well as the 2 nd to 5 th harmonics for the detection of transformer inrush conditions and overexcitation situations, respectively. These quantities are provided by the Harmonic module as depicted in Fig. 2 . Moreover, the time-domain protection functions are mostly concerned with the incremental quantities of the current and voltage signals that are obtained using the superposition principle. Furthermore, different time-domain functions utilise waveshape analysis to increase the security of phasor based protection functions. These quantities are provided by the time-domain protection module and waveshape analysis module as shown in Fig. 2 . The third group of protection function is travelling-wave based and analyses the electromagnetic waves of the power system transients in order to extract information about the polarity or amplitude as well as timing information. Thus the high frequency components of the voltage and current signals are of importance. These quantities are provided by the travelling-wave protection module. Lastly, the Interhamonic module is depicted in Fig. 2 . Its main purpose is to provide information about the occurrence of interharmonics, such as subsynchronous resonances. The parameter P xx underneath the modules indicates the cycle time of the corresponding module. It can be seen that the Interhamonic module publishes its DSP results every 1 s whereas all the other modules report their results every 1 ms. The 1 second cycle time of the Interhamonic module has been
Harmonics module Fig. 2 . Signal processing structure of the DSPU for transmission lines chosen in order to obtain a high frequency resolution of the results. Due to the different frequency spectrum requirements of the DSP algorithms, a multirate filter bank consisting of FIR LP filters is used to supply the signal inputs with the required frequency spectrum to the respective DSP modules as shown in Fig. 2 . The input signals of the DSPU are the three-phase continuous functions x(t) of secondary currents and voltages, which have been band-limited by analog antialiasing filters to the Nyquist frequency F N = 500 kHz. Thus the band-limited function x(t) can be uniformly sampled with a sampling frequency F S = 1 MHz and the discrete-time quantized signal x[n] is obtained as shown in (1).
Where the sampling period T S is defined in (2) and Q(x) represent the quantization process, which adds a quantisation error to the signal.
B. Multirate Filter Bank
After the sampling and quantization processes the sequence is filtered by three cascaded causal FIR LP filter and downsamplers. Since the synchronization of samples and of measurements is of high importance in protection systems, FIR filters have been chosen over infinite impulse response (IIR) filters due to their linear phase response in the passband. Additionally, causal FIR filters are Bounded-Input-BoundedOutput (BIBO) stable, since the impulse response is absolutely summable. Equation (3) shows the discrete convolution in the form of a constant-coefficient-difference equation (CCDE) of the i th causal FIR filter and the succeeding downsampler. 
In order to find the filter coefficients b i,k the Parks-McClellan algorithm has been used, which yields an equiripple magnitude response with linear phase and which minimizes the maximum error in the pass-and stopbands [21] . Tab. II contains the filter design parameters used as an input to the algorithm and Fig. 3 shows the frequency response of the three different FIR LP filters. The passband edge f p,i and stopband edge frequencies f st,i have been chosen under the consideration of the required Nyquist frequency f N,di by each of the DSP modules. Then the number of taps has been selected considering the maximum error and processing delay requirements as well as the minimum attenuation requirements stated in Tab. I. It can be seen from Fig. 3 that there is a margin between the requirements and the filter performance that allows a further reduction of the high number of taps and thereby decreases the computational burden in terms of multiply-accumulate operations. The number of taps defines the group delay τ i of the i th filter given in (4).
Where the digital sampling rate f s,di and the downsampling factor d i are given in 5 and 6, respectively.
The downsampling factor d i is conservatively chosen in (6) in order that the Nyquist frequency f N,di equals the stopband edge frequency f st,i . Evaluating (4) and harmonic module to process the input sequence faster than the maximum allowed processing delay requirement of 2 ms for SV.
C. Harmonic Module
The purpose of the harmonic module is to obtain synchronised phasors of the harmonic components of interest for the transmission line protection. At its core the discrete STFT is applied on the sequence x d2 [n d2 ] for the specified digital frequency bins k and thereby the time-domain signal is converted to a frequency-domain signal by applying the basis vector
The integer signal x d2 [n d2 ] has been lowpassed filtered and downsampled as described in Sec. III-B. Since the STFT of real signals is symmetric in magnitude and all integer numbers are also real numbers, only the spectral components corresponding to positive frequencies are estimated and the magnitude is multiplied by 2, as shown in (8) . The highest positive frequency after the 2 nd decimation stage corresponds to the Nyquist frequency given in (7) .
Since the set of basis vectors {ψ k } is orthogonal and each element has norm L H,m , the results are normalised by the length of the STFT window 1/L H,m in the analysis formula (8) , which considers a rectangular window. Additionally, the estimated amplitude of the k th spectral component is divided by √ 2 in order to obtain the RMS value.
The index m indicates the latest sample of the sliding window as shown in (9a) and ∆f m corresponds to the frequency resolution of the discrete STFT calculated in (9b) at sample index m. The parameter B H,0 in (9a) refers to the number of samples of overlap of the sliding window at sample index
In transmission line protection the fundamental component f 1,m of the voltage and current signals is of major concern and corresponds to the power system frequency. The estimated frequency f 1,m is calculated later in (15) . Nevertheless, in case of the DSPU for transformer protection the 2 nd to 5 th harmonics are of interest in order to detect inrush and overexcitation situations [12] . Since synchronised phasors are published by the harmonic module, it is important that the accumulated phase delays γ k,di and the accumulated amplitude errors of the k th spectral component, introduced by the preceding FIR filters after the i th decimation stage, are properly compensated. The individual amplitude errors e k,i in p.u., introduced by the i th FIR filter, are obtained from the frequency response in Fig.  3 . The accumulated phase delay γ k,di is calculated in (10) and the amplitude compensation factor E k,di is obtained by (11) . If the group delay and amplitude error of the analog anti-aliasing filters are known, they should be included as well in (10) and (11), respectively.
Using γ k,di and E k,di , the estimate X nc d2 [m; k] in (8) is compensated in (12) .
Then the phase and amplitude compensated spectral estimate X d2 [m; k] can be labelled by an appropriate time stamp of a point in time defined in (13) .
According to IEEE standard C37.118.1-2011 [16] the time tag is supposed to be placed in the middle of the observation window. Nonetheless, there is no standard for phasor quantities used by protection functions in substations, since these are traditionally part of the protection algorithm itself. From (13) it can be seen that the timestamp has been placed at the beginning of the observation window corresponding to the latest sample m. Since the fundamental power system frequency is not always stationary and varies around its nominal value of 50 or 60 Hz, respectively, the length of the observation window L H,m is decreased or increased if the frequency increases or decreases, respectively. Thereby the spectral leakage is minimized. This is especially important for protection systems close to generator stations where the frequency can vary to a larger extend. The equation (14) shows the adjustment of the window length L H,m to the closest integer, as proposed in [22] .
The power system frequency f 1,m is estimated according to the equation in (15) , as proposed in [23] . In this frequency estimation approach the angle θ of the positive sequence phasor is used. The constant cycle time of the harmonic module P H is calculated in (16) .
There are other methods to reduce the spectral leakage in case of off-nominal fundamental frequency, such as the adjustment of F S of the ADC [24] . Nevertheless, this is not applicable in most CPC architecture, since all the ADCs are synchronised to an external absolute time reference. Minimizing spectral leakage can also be achieved through an enhanced interpolated-DFT [25] . Nonetheless, this approach has the disadvantage that a minimum window length of two fundamental periods has to be used and thus decreases the time location of the signal. Since the speed requirement in power system protection is of high importance, a one cycle observation window is desirable.
IV. SIMULATION AND RESULTS
In this section the performance of the discrete STFT is verified under step changes in phase and magnitude as well as during a frequency ramp test. Lastly, the harmonic module is tested by applying the 3-phase signal of a corresponding single-phase to ground fault. The processed signals are compensated according to their group delays τ i in (4) and displayed according to their timestamp t H,m in (13) . The DSPU has been configured according to the parameters in Tab. II and in Tab. III. Magnitude   Fig. 4 shows the step change in magnitude from 0.5 p.u. to 1 p.u., which is applied at time 0 s. It can be seen that the STFT requires one cycle to settle at the magnitude |X d2 [m, 1]| of 1 p.u. of the fundamental component. During this dynamic phase the TVE increases to 50 %. Nevertheless, during steady-state the TVE remains below 1 % as required by [16] . Furthermore, 
A. Results of Step Changes in Phase and

B. Results of Frequency Ramp Test
The second test consists of a frequency ramp test as shown in Fig. 6 . The frequency ramp rate of 1 Hz s is applied at time 0 s and plotted until time 2 s. It can be seen that the estimated fundamental frequency f 1,m is correctly estimated according to (15) and rises with the defined rate of 1 Hz s . It can also be observed that the length of the observation window L H,m is adjusted to the closest integer value according to (14) . Due to the adjustment of the length of the observation window, the estimate of the magnitude |X d2 [m, 1]| and the phase ∠X d2 [m, 1] of the fundamental component are kept stable.
C. Results of Numerical EMT Simulation
This test applies a secondary three phase current signal i s,3φ (t) to the DSPU algorithms corresponding to a phase A to ground fault. The current signal has been obtained by a numerical EMT simulation in PSCAD using the 230 kV power system model shown in Fig. 7 . The fault is applied between bus i and bus j at a distance d of 10 km from bus i. The signal i s,3φ (t) has been band-limited by a 2 nd order Butterworth filter with a cutoff frequency of 400 kHz representing the analog anti-aliasing filter of the DSPU. This leads to an oversampled discrete-time quantized signal x 3φ [n] with F s = 1 MHz according to (1) . The Fig. 8 shows the current signal and the results of the STFT in terms of magnitude and phase of the phase A current. The phase A to ground fault has been applied at time 0.3 s and the current is subject to a significant decaying DC offset. It can be seen that the magnitude of the fundamental component |X d2 |[m, 1] of phase A reaches 4 A at 12 ms and stabilizes after 20 ms. Moreover, the sharp edges of the magnitude estimates are caused by the frequent changes of the length of the observation window L H,m during the dynamic phase of the fault. At time 0.38 s the breaker opens at both line ends and the magnitude of the current settles to zero within one power system cycle. Once the magnitude settles below a configured threshold, the discrete STFT algorithm stops estimating the phasor components.
D. Discussion
The presented results show that the 1 MHz-sampled signals are sufficiently filtered and downsampled in order to be used by the discrete STFT while still complying with the maximum error and minimum attenuation requirements in [15] . This filter performance is obtained by a relatively high number of taps M i . Due to the existing margin between the requirements and the filter characteristics, it is expected that the number of taps M i can be further reduced in the future. Additionally, it has been shown that the phase delay is properly compensated due to the linear phase characteristics of the passband of the FIR LP. Lastly, the results show that the TVE can be limited to below 1 % during steady-state. Moreover, it can be deduced from the dynamic response of the discrete STFT that different implementations of the DSP algorithm, such as window length or window type, result in different dynamic responses. Therefore it is important in such a CPC architecture that the dynamic performance of the DSP algorithms for substation protection are specified similar to the IEEE standard C37.118 for synchrophasor measurements.
V. CONCLUSION
This paper has proposed a new CPC architecture based on DSPUs that enables the scalable integration of high sampling rate protection applications in digital substations. Furthermore, the design of the transmission line DSPU has been discussed and the structure of its DSP algorithm has been shown. In detail, the design of the multirate filter bank and the discrete STFT have been elaborated and their functional performance has been verified by analysing the behaviour under step changes and during off-nominal frequencies as well as by conducting numerical EMT simulation. As future work, the remaining DSP modules are developed and tested such as travelling-wave protection module, time-domain protection module or interharmonics module, and their corresponding IEC 61850 datasets need to be derived.
